Previous Next

Pmod LVLSHFT │ 邏輯位準移位器 │ GPIO

列印

Digilent Pmod LVLSHFT是一個內建  Texas Instruments SN47LVC1T45 接收器的數位邏輯電平轉換模組。該模組適用於需要在3.3V CMOS標準的邏輯訊號,但具有備用邏輯電平輸出的使用者。

 

A pinout table for the Pmod LVLSHFT is provided below:

Pin Descriptions for the Pmod LVLSHFT
Header J1   JTAG Header J2   Header J3
PinSignalDescriptionPinSignalDescriptionPinSignalDescription
1 AIO1/TMS A1 & TMS JTAG pin 1 GND Power Supply Ground 1 BIO1/TMS B1 & TMS JTAG pin
2 AIO2/TDI A2 & TDI JTAG pin 2 VCCB Power Supply side B 2 BIO5/SRST B5 & Signal Reset pin
3 AIO3/TDO A3 & TDO JTAG pin 3 GND Power Supply Ground 3 BIO2/TDI B2 & TDI JTAG pin
4 AIO4/TCK A4 & TCK JTAG pin 4 BIO1/TMS B1 & TMS JTAG pin 4 BIO6 I/O pin B6
5 GND Power Supply Ground 5 GND Power Supply Ground 5 BIO3/TDO B3 & TDO JTAG pin
6 VCCA Power Supply side A 6 BIO4/TCK B4 & TCK JTAG pin 6 BIO7 I/O pin B7
7 AIO5 I/O pin A5 7 GND Power Supply Ground 7 BIO4/TCK B4 & TCK JTAG pin
8 AIO6 I/O pin A6 8 BIO3/TDO B3 & TDO JTAG pin 8 BIO8 I/O pin B8
9 AIO7 I/O pin A7 9 GND Power Supply Ground Header J4
10 AIO8 I/O pin A8 10 BIO2/TDI B2 & TDI JTAG pin PinSignalDescription
11 GND Power Supply Ground 11 GND Power Supply Ground 1 VCCB Power Supply side B
12 VCCA Power Supply side A 12 (NC) Not Connected 2 GND Power Supply Ground
  13 GND Power Supply Ground  
14 SRST Signal Reset

Note* Headers J2 and J3 follow the JTAG pin numbering convention as opposed to the Pmod header numbering convention. 
Any external power applied to the Pmod LVLSHFT must be within 1.8V and 5.5V.

 


information   通訊協議/介面:GPIO
speak   DIGILENT Pmod Interface Specification類型/版本:1.2.0
011 yes 128   產品文件:產品規格原理圖  資源中心
20171115 04   產品編號:410-320
ShopeeDB 100.118 PNG   線上商店:商品連結可線上刷卡/享運費補助!